I. INTRODUCTION
Random Telegraph Noise (RTN) in CMOS devices, which is associated to the charge trapping/detrapping in/from defects, has been a focus of the scientific community because it provides a highly valuable information on the physics of different phenomena in electron devices [1] [2] [3] . However, with the continuous shrinking of MOS device dimensions, the relevance of Random Telegraph Noise is even growing because it can negatively impact the performance and reliability of ultrascaled MOSFETs [4, 5] . It has been shown that RTN grows more rapidly than variations induced by Random Dopant Fluctuation (RDF), becoming dominant below the 22nm node [6] .
RTN has attracted much attention as a temporal statistically independent variation enlarged with scaling in image sensors [7] , flash memories [8] and SRAMs [9] . In relation with SRAMs, one of the more critical components in embedded high performance processors, significant write-margin degradation has been recently reported in [10] . In this work we investigate the impact of RTN on the robustness of a voltage Sense Amplifier of SRAMs, showing also reliability degradation in the reading cycles. The RTN signals that are introduced in the drain current of the pMOS transistors have been generated using (statistical) parameters that are experimentally determined using a recently developed method for the characterization of RTN signals [11] . The method is extended to evaluate the fluctuation limits of the drain current in the device.
II. CHARACTERIZING RANDOM TELEGRAPH SIGNALS
In MOSFETs, Random Telegraph Noise has been associated to the trapping/detrapping of charges in/from defects in the device. These defects can be inherent to the fabrication process or created by aging mechanisms triggered during device operation [12] . RTN is a feature of ultrascaled devices, whose very reduced active area allows resolving the individual fluctuators. The change of the state of one defect (from uncharged to charged or from charged to uncharged) makes that the channel current abruptly changes, so that two well defined current levels will be distinguished.
To show this point, as an example, typical I D -V G curves (simulated with a TCAD software) of an ideal device without (black squares) and with trapped charges (blue triangles) are displayed, showing that the trapping of charges can lead to an important increase of the threshold voltage, which will be translated into a decrease in the drain current. The magnitude of the threshold voltage (equivalently, of the drain current) change will depend of several factors, such as the particular physical nature of the defects or their spatial distribution within the active area of the device [13, 14] . The state of the defect (occupied or empty) is stochastic and, consequently, it is necessary to deal with the occupation probability of the defect. Therefore, even when operating under constant voltages, the device current will randomly evolve with time, alternating between 2 n current levels, being n the number of defects in the device, and measured as Random Telegraph Noise. Then, each defect contributing to RTN is characterized by three parameters: two of them determine the occupancy Fig. 1 . Simulated ID-VG curves of a 50nm MOSFET. The black symbols show the curves of an ideal device without trapped charges; and blue symbols those of a device after some charges have been trapped in its active area. Trapping leads to an increase of the threshold voltage, which is translated into a decrease of the drain current. 2 probability of the defect and correspond to the average times that the defect needs to change from the high to the low current level states and vice versa. The third parameter is the current shift between these current levels. Figure 2 illustrates a typical RTN signal, in this case mathematically built. The black solidline in Fig. 2 shows a Monte Carlo generated RTN caused by two defects, which leads to four current levels, at 22, 23, 26 and 27 nA. This RTN was generated by considering that transitions between the defect states follow Markov processes [15] . The correct identification of these levels is a crucial point to determine the variations of the transistor channel current during the operation of the device. However, their identification can be difficult because of the existence of a background noise, due to other active physical processes in the device or to experimental factors, which can mask the current levels, especially if the background noise is large and the levels are very close [16] . Then, to get a more realistic RTN, a background Gaussian noise (standard deviation σ=0.4nA) has been added to the clean generated RTN (open circles in Fig.  2 ). The particular features of the RTN (values of the current shifts and time constants), which determine the drain current evolution in the device, could have a relevant impact on the behaviour of the circuit in which the device operates, so that they will have to be accurately obtained and properly applied to evaluate its impact on circuit performances.
The characteristic parameters of the defects will have to be obtained from experimental traces like the one in Fig. 2 , and many methods have been proposed with this purpose [11, [16] [17] [18] . However, if the background noise is relevant when compared with the current/voltage steps in the RTN, the precise parameter extraction can be difficult, especially in complex RTN. To overcome this problem, the Weighted Time Lag method (wTL) [11] has been recently reported. This method is based in the construction of the Weighted Time Lag function, Ψ (x,y), which is defined by eq. 1:
being I i the current at t=i, I i+1 the current at t=i+1, K is a normalization constant chosen to get the Ψ maximum equal to 1 and α is the only fitting parameter in the equation. The proper selection of α is a key point for the correct description of the RTN and will be deeply discussed in this work. The wTL method will be exemplified by extracting the current levels of the RTN in Fig.2 . For this trace, we calculate the Ψ(x,y) function, which strongly depends on the chosen α value. Fig.3 shows the Ψ plot for α=0.2nA, α=0.4nA and α=0.6nA. Note that for α=0.2nA four peaks are clearly apparent across the diagonal of Fig. 3a whose locations are indicative of the different current levels in the RTN (22.06, 23.00, 25.99 and 26.93 nA in this particular case). However, when α is increased, the peaks overlap and the distinction of the levels becomes difficult.
From a physics point of view, the wTL method is useful to obtain information of the defects involved in the RTN [11] . However, from a circuit point of view, it is important to accurately determine the amplitudes of current fluctuations associated to RTN, in order to establish precise safety margins for the circuit operation. In the next section, we will show how the wTL method can also be useful to evaluate these current fluctuations.
III. EVALUATING THE AMPLITUDE OF THE RTN DRAIN CURRENT FLUCTUATIONS
To show the procedure to obtain the amplitude of the drain current fluctuation related to the RTN, by applying the wTL method to the analysis of RTN signals, first, the RTN in Fig. 2 will be used as an example and, afterwards, RTN coming from experimental measurements in pMOS transistors will be studied. The histogram of the RTN currents in Fig. 2 is plotted in Fig. 4 (bars). Since we are dealing with a simulated RTN, it is straightforward to deduce the analytical equation that describes this histogram. For each of the current levels of the generated RTN, a Gaussian distribution is built, with average I Li (the value of each current level). The standard deviation is the same for all the distributions and equal to the standard deviation considered for the background noise, i.e., σ=0.4nA. The height of each Gaussian distribution is proportional to the probability of occurrence of the associated current level. These probabilities can be easily calculated from the (known, in this case) input parameters used to generate the RTN. Therefore, the analytical probability density function obeys eq. 2:
being L the number of levels in the RTN, i an index that denotes the level, I the current at each point of the RTN, σ the standard deviation of the background noise, A i the peak height and I L,i the current value for each RTN level. 'K' is a normalization constant. For coherency with the wTL method, the value of K has been chosen so that the maximum of F(I) is 1. The red line in Fig. 4 corresponds to the analytical probability distribution obtained from eq. 2. But in a realistic case, the parameters of the best fit Gaussian distributions are unknown, so F(I) cannot be built. The wTL method, however, can be applied to fit the current histogram. To show this point, symbols in Fig. 4 show the Ψ functions, calculated according to eq. 1, for the case of x=y, i.e., the diagonal of the function, for different values of α. From now on, we will name this function as 'the wTL Ψ diagonal function'. Note that the best match between the wTL Ψ diagonal function and the RTN histogram is obtained for α=0.4nA, that is, when α value is equal to the standard deviation of the background noise, σ.
Since σ is unknown in experimental RTN traces, these results indicates that σ can be calculated using the wTL method, as the α value of the wTL Ψ diagonal function that better fits the RTN histogram. Additionally, the wTL Ψ diagonal function with α=σ (red circles) also matches the analytical probability density function (red line), even outside of the histogram limits. This leads to a second conclusion: the wTL Ψ diagonal function that better fits the RTN histogram can be used to evaluate the amplitude of the drain current fluctuations in the device, even outside the experimental window, that is, for longer operation times.
IV. EXPERIMENTAL RESULTS IN PMOS TRANSISTORS.
In the following, the methodology presented in section III will be applied to determine the amplitude of the drain current fluctuations from RTN traces experimentally obtained, where all the RTN parameters are unknown. Fig. 5 shows the RTN traces obtained in high-k/metal gate pMOS transistors biased at a gate voltage V G = −0.6V and drain voltages ranging from −50mV(bottom) to −300mV (top). The discrete sudden changes in the current reveal the presence of defects in the device, leading to RTN in the drain current. As explained before, for a correct evaluation of the amplitude of the drain current fluctuations, the α value, which is indicative of the standard deviation of the background noise (σ) and unknown in experimental measurements, must be carefully chosen. To evaluate the suitable α, we use the property demonstrated in Fig. 4 , that is, the best fit of the RTN histogram with the wTL Ψ diagonal function is obtained when α=σ. So, the wTL Ψ diagonal function has been calculated for a wide range of α values, and the difference between this function and the histogram (the error) has been calculated. Fig.  6 (top) shows the envelope of the histogram for the RTN obtained at V D = −250mV (dots) and the wTL Ψ diagonal function that better fits this histogram (line). Fig. 6 (bottom) shows the fitting error, as a function of the α values tested. The minimum of the error function in Fig. 6 (bottom) corresponds to α=σ (approximately 150pA in this case). Fig. 7 shows the envelopes of the current histograms for all the RTN traces in Fig. 5 and their corresponding best fitting curve. Extrapolating the wTL Ψ diagonal function to low occurrence probabilities provides the information about the lower and upper limits expected from the RTN currents for large operation times of the transistors. Note that the function is very steep, leading to well defined limits for the drain current.
V. IMPACT OF RTN IN SRAM SENSE AMPLIFIERS
We analyse in this section how RTN may affect the robustness of a Sense Amplifier (SA) circuit, because they are key components of memory systems affecting its reliability and performances. Fig. 8 shows the circuit, a conventional voltage sense amplifier receiving signals 'bit' and 'bit_b' (negate) from the column cells matrix. The SA 'sense' output signal is regenerated through a threshold gate (inverter). It is considered a hypothetical situation in which the bit lines have been precharged to a given voltage and an SRAM cell storing a logical "0" is read. Then, a small imbalance of 50mV is produced at the bit lines (inputs of the sense amplifier in Fig.  8 ). The output of the sense amplifier should change to a low state, providing a logical "0" at its output. As shown in Fig. 5 , RTN induces changes in the drain current of CMOS transistors. Although the plots in Fig. 5 and Fig. 7 were obtained for fluctuations of the drain current, this is not an appropriate characterization for circuit simulation purposes. Therefore, the changes in the drain current due to RTN have been mapped to variations in the threshold voltages of the transistors, using I D -V G curves as those shown in Fig. 1 . An exhaustive exploration was first performed in which the threshold voltage of each transistor was systematically varied in the ranges given by the RTN signals. The circuit was simulated for all possible deviations of the threshold voltages of the three PMOS transistors of the circuit in Fig. 8 (two pMOS transistors, P1 and P2, from the SA core and one, P3, from the output inverter). Variations in drain currents in pMOS transistors due to RTN are much smaller and have not been considered in this experiment. Red points in Fig. 9 correspond to combination of variations in threshold voltages that result in a circuit failure, i.e. the output voltage does not drop to a low state, and green points indicate situations where the circuit response is correct. Fig. 9 shows that there are certain deviations of threshold voltages of the three pMOS transistors that induce a read error in the sense amplifier. However, this representation corresponds to a systematic exploration and does not consider the probability of occurrence of the different deviations. In order to realistically verify the effect of RTN in this circuit, RTN signals are generated using the parameters obtained from experimental data, according to the method proposed in the previous sections. As the level of the RTN traces when a sensing operation is performed is unknown, a statistical study with a total of 20,000 samples has been performed. The results show that in 129 situations the circuit output is not correct due to the RTN. Figure 10 shows the 20,000 simulations as a function of the variations incorporated in the threshold voltage of the three pMOS transistors. Green points indicate situations where the circuit output voltage is correct, whereas red points (129 points) are those where the circuit output voltage is not correct. It can be seen that incorrect decisions are taken only when certain combinations of the variations of the three threshold voltages occur. Figure 11 illustrates the transient evolution of the output voltage for three different situations when a transition from a high state to a low state is expected. The graph in black corresponds to one of the green points in Fig. 10 simulations of the circuit demonstrate that, because of RTN, some particular combinations of pMOS threshold voltages can lead to errors in the read operation of the cell.
